Power-Gated Differential Logic Style Based on Double-Gate Controllable-Polarity Transistors by Amarù, Luca et al.
672 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, VOL. 60, NO. 10, OCTOBER 2013
Power-Gated Differential Logic Style Based on
Double-Gate Controllable-Polarity Transistors
Luca Amarú, Student Member, IEEE, Pierre-Emmanuel Gaillardon, Member, IEEE,
Jian Zhang, Student Member, IEEE, and Giovanni De Micheli, Fellow, IEEE
Abstract—This brief presents a novel power-gating technique
for differential cascade voltage switch logic (DCVSL) based on
double-gate (DG) controllable-polarity field-effect transistors
(FETs). DG controllable-polarity FETs, commonly referred to as
ambipolar transistors, are devices whose polarity is online recon-
figurable by changing the second gate bias. In this brief, we exploit
the online control of ambipolar device polarity to achieve intrinsi-
cally power-gated DCVSL circuits bypassing the use of series sleep
transistors. We perform circuit-level simulations and comparisons
at 22-nm technology node, considering silicon nanowire-based
DG controllable-polarity FETs. Experimental results show that
ambipolar DCVSL circuits power gated by the proposed technique
have on average 6× smaller standby power with only 1.1×
timing penalty with respect to their non-power-gated versions. As
compared with unipolar FinFET-based realizations, our proposal
is capable to reduce up to 1.9× the standby power consumption
of a low-standby-power process and, at the same time, increase up
to 10% the performance of a high-performance process.
Index Terms— Circuit topology, double-gate FETs, logic gates,
power dissipation.
I. INTRODUCTION
L EAKAGE power is one of the major concerns in con-temporary integrated circuits [1]. In order to alleviate
this issue, technology and design countermeasures are used in
conjunction. On the one hand, low-standby-power (LSTP) field-
effect-transistor (FET) technologies enable a marked reduction
of the device leakage currents, but they are slower and bigger
than their high-performance (HP) counterparts. On the other
hand, design techniques further minimize the leakage power
consumption. Among them, power gating [2]–[5] is an effective
and widely used design technique where sleep transistors are
employed to disconnect the power supply from the rest of the
circuit during idle time. The main drawbacks of power gating
are due to the series sleep transistor that: 1) reduces the speed
during normal operation; and 2) increases the circuit area.
Emerging nanotechnologies enable new circuit design
opportunities that overcome previous limitations of tradi-
tional complementary metal–oxide–semiconductor (CMOS)
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technology. In particular, double-gate (DG) FETs with con-
trollable polarity, referred here to as ambipolar transistors, are
emerging devices that can be online configured to either n- or
p-type via the second gate. Ambipolar transistors have been
fabricated in carbon nanotube [6], graphene [7], and Silicon
NanoWire (SiNW) [8] technologies.
In this brief, we exploit controllable-polarity DG-SiNWFETs
to achieve power-gated differential cascade voltage switch logic
(DCVSL) circuits with no series sleep transistor. We showcase
the impact of the proposed approach at 22-nm technology
node. Circuit-level electrical simulations show that ambipolar
DCVSL circuits power gated by the proposed technique have
on average 6× smaller standby power with only 1.1× timing
penalty compared with their non-power-gated implementations.
With respect to the same implementations based on unipolar
FinFETs, our proposal has up to 1.9× smaller standby power
than an LSTP process and, at the same time, up to 10% more
performance than an HP process.
The remainder of this brief is organized as follows. Section II
introduces DG controllable-polarity transistors. Section III
presents the proposed power-gating methodology for ambipolar
DCVSL circuits. In Sections IV and V, comparison results for
power-gated DCVSL logic gates and circuits implemented in
ambipolar and FinFET technology are presented. In Section VI,
the interest of our proposal is discussed at the light of the
experimental results. This brief is concluded in Section VII.
II. DG CONTROLLABLE-POLARITY TRANSISTORS
DG controllable-polarity devices, also called ambipolar de-
vices, are transistors whose polarity is electrically configurable
via the second gate. This is in contrast to traditional unipolar
devices, where the polarity is determined during fabrication by
chemical doping. Ambipolar transistors have been successfully
fabricated in carbon nanotube [6], graphene [7], and SiNW
[8] technologies. As the natural evolution of FinFET structure,
vertically stacked SiNWs are a promising platform for DG
controllable-polarity devices due to their high Ion/Ioﬀ ratio
and CMOS-compatible fabrication process [8]. Such device, as
depicted in Fig. 1(a), consists of three vertically stacked SiNWs
and three gated regions. The side regions are tied together to the
polarity gate (PG), whereas the central region is tied to the con-
trol gate (CG). The PG tunes the Schottky barriers at the S/D
junctions choosing the channel carriers’ type (VPG = Vdd ⇒
n - type, VPG = Vss ⇒ p - type), whereas the CG modulates
the amount of carriers flowing into the channel. Fig. 1(b) shows
the I–V characteristic for a 22-nm device simulated using a
1549-7747 © 2013 IEEE
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Fig. 1. (a) Conceptual structure of an ambipolar transistor with verti-
cally stacked SiNWs. (b) I–VCG plot of a simulated controllable-polarity
DG-SiNWFET for VPG = 0 V and VPG = 1.2 V (Vds = 1.2 V) [8].
Fig. 2. (a) Ambipolar transistor polarity (re)configuration. (b) Full-swing
XOR-2 gate with four ambipolar devices.
TCAD model fitted onto experimental devices [8]. We refer the
interested reader to [8] for more details about the physics of
DG-SiNWFETs.
The online configuration of n- or p-type polarity in ambipolar
transistors is depicted in Fig. 2(a). Such enhanced functionality
makes it possible to implement XOR-based logic gates with
fewer resources, as compared with traditional unipolar devices.
Fig. 2(b) depicts an XOR-2 logic gate implemented with only
four ambipolar devices [9]. The standard CMOS counterpart
uses 2× more devices, input inverters apart [10].
III. POWER-GATED AMBIPOLAR DCVSL
This section first introduces ambipolar DCVSL circuits and
then describes the proposed power-gating technique for am-
bipolar DCVSL style.
A. Ambipolar DCVSL
DCVSL is a general logic style that implements a logic
function and its complement simultaneously [11]. A DCVSL
logic gate consists of two mutually exclusive pull-down (PD)
networks driving two pull-up (PU) devices intertwined in a
positive feedback. While traditionally realized with unipolar
transistors, DCVSL style is naturally extended to DG ambipolar
devices. Fig. 3(a) depicts an XOR/XNOR-2 logic gate realized in
DCVSL style with ambipolar transistors.
PU devices behave as p-type having their PGs fixed to logic
zero. PD networks implement the XOR/XNOR functions with
fewer devices, as compared with unipolar counterparts due to
the enhanced capabilities of ambipolar transistors. Note that we
assume that an ambipolar DCVSL logic gate/cell is composed
by only ambipolar transistors. If unipolar behavior is needed, or
preferable, in some part of the circuit, it is emulated by fixing
the voltage at the PG.
Fig. 3. (a) Ambipolar DCVSL XOR/XNOR-2 gate with no power gating.
(b) Ambipolar DCVSL style with the proposed embedded power gating.
Fig. 4. Simulation waveforms for the proposed power gating of ambipolar
DCVSL XOR/XNOR-2 gate.
B. Ambipolar DCVSL Style With Embedded Power Gating
DCVSL ambipolar gates are promising to implement com-
pact logic due to the controllable-polarity feature. On top of
the logic compactness achievable, ambipolar devices enable
also new efficient power-gating opportunities. In contrast to tra-
ditional sleep transistor-based approaches, ambipolar DCVSL
gates can be power gated with no additional series device,
thereby avoiding major performance degradation. This concept
is reported in Fig. 3(b) and explained hereafter.
In the proposed power-gating method, PU ambipolar devices
are not fixed to behave as p-type but their polarity is online
modulated by the Sleep signal, which is connected to the PGs.
Together with floating output countermeasures (two n-type
devices in parallel to the PD networks), the PU polarity control
automatically provides the demanded disconnection from the
power supply during standby mode. A detailed study of the
circuit behavior for each operation mode is as follows.
1) Standby Operation Mode: In the standby mode (Sleep =
1), the ambipolar PU devices are switched to n-type through the
PGs. The CGs are tied to logic 0 by the two additional n-type
devices. Therefore, during the standby mode, both ambipolar
PU devices are in the off-state since PG = 1 and CG = 0
(PG⊕CG = 0). This provides the desired disconnection from
the power supply.
2) Active Operation Mode: In the active operation mode
(Sleep = 0), the ambipolar PU devices are configured as
p-type. The CGs (connected to the gate outputs) are not any-
more tied to logic 0 since the two additional n-type devices are
in the off-state. The PD networks are now enabled to drive the
outputs and close the standard feedback in DCVSL gates via the
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TABLE I
HSPICE SIMULATIONS FOR VARIOUS LOGIC GATES IN DCVSL STYLE
PU devices. Note that, during active operation mode, the circuit
is the same as its non-power-gated versions’ exception made for
the two parallel n-type devices . The equivalent slowdown due
to power gating is here only dependent on the additional drain
capacitance carried by the extra parallel n-type device. Instead,
in traditional power gating, the slowdown is more marked due
to the extra series sleep transistor.
IV. DCVSL GATE SIMULATION
In this section, we first validate the correctness of the pro-
posed power-gating technique in 22-nm SiNW ambipolar tech-
nology. Then, we simulate several SiNW ambipolar DCVSL
cells employing our power-gating method, and we compare
them to traditional power-gating solution. FinFETs are consid-
ered as state-of-art unipolar technology reference.
A. Correctness of the Proposed Power Gating
The correctness of the proposed power-gating technique is
evaluated with vertically stacked SiNWs at 22-nm technology
node using electrical circuit-level simulations. The ambipolar
transistor (four vertically stacked SiNWs, three gated regions)
is characterized using Synopsys Sentaurus, and the obtained
results are employed to create a SPICE-compatible table model.
Then, this model is run in the HSPICE simulator engine.
Fig. 4 shows the simulated waveforms for a power-gated
XOR/XNOR-2 ambipolar DCVSL cell. The correct behavior of
the XOR/XNOR-2 function is noted when Sleep = 0 (active
mode), whereas when Sleep = 1 (standby mode), both outputs
assume the logic 0 value regardless of the other inputs. Note
that the wake-up time is comparable with the regular logic gate
delay permitting a fast standby to active mode transition.
B. Simulation Setup
Simulations in ambipolar SiNW technology are run with the
same setup described above. FinFET technology is considered
as state-of-art unipolar reference. FinFET HP and LSTP 22-nm
SPICE-compatible models are taken from [12]. The power
supply voltage is set to 0.9 V for both FinFETs and SiNWFETs
according to the 22-nm technology node typical working point
[1]. Traditional power gating uses a series header sleep transis-
tor and parallel n-type devices at PD networks to avoid floating
outputs during standby mode. The logic functions designed are
XOR/XNOR-2, AND/NAND-2, OR/NOR-2, generalized AOI/OAI
[9], and MUX 2:1. In the simulation environment, DCVSL
gates are loaded at each output with 0.5 fF. For dynamic
power measurement purposes, the input signals switch at 1-GHz
frequency.
C. Results
Table I presents the full set of results, including performance,
power consumption, and area for various DCVSL gate im-
plementations. The area is computed considering the physical
occupation of DG ambipolar SiNWFETs, as shown in Fig. 1(a);
LSTP FinFETs; and HP FinFETs at the 22-nm technology
node. PU/PD devices in DCVSL gates are sized to guarantee the
correct functionality of the logic circuit, i.e., the PD networks
are made stronger than the PU devices. The power-delay prod-
uct (PDP) and the sleep PDP (SPDP) are used as comparison
metrics. The best results for each power-gated DCVSL cell are
highlighted in blue in Table I. The best results for the non-
power-gated versions are evidenced in red. Note that, in the
proposed approach, the sleep power consumption is slightly
increased with respect to traditional power-gated ambipolar
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Fig. 5. Average SPDP metric for the DCVSL gates.
SiNW DCVSL circuits. This is because of the additional series
device that, on the one hand, can further reduce the sleep
power but, on the other hand, generates major penalties for the
performance. The SPDP metric provides information about the
sleep power/performance tradeoff.
1) SPDP Metric: The SPDP measures the tradeoff between
leakage reduction and performance loss. As for the standard
PDP metric, low values of SPDP are desirable. Power gating is a
design technique that aims to reduce the SPDP metric, therefore
introducing more leakage suppression than delay penalties.
Fig. 5 shows average SPDP results for the simulated DCVSL
gates. In ambipolar DCVSL gates, traditional power gating
(header sleep transistor) is able to decrease the SPDP from 1870
to 821 yJ corresponding to a 56.1% reduction. Our proposed
power-gating technique further lowers the SPDP to 632 yJ,
which is 23.0% smaller than traditional power-gated counter-
part and 66.2% smaller than non-power-gated version. The
marked SPDP reduction, or increase in power-gating efficiency,
derives from the absence of sleep transistors that represent the
major source of inefficiency in power gating.
Considering unipolar FinFET technology, non-power-gated
HP and LSTP achieve SPDPs equal to 735 750 and 6527 yJ,
respectively. The HP process has more than two orders of
magnitude larger SPDP than the LSTP process. Indeed, FinFET
HP is not convenient for LSTP designs. The impact of power
gating in FinFET HP and LSTP is an SPDP reduction of 41.7%
and 22.1%, respectively.
Ambipolar SiNW technology is capable to reach lower ab-
solute SPDP values than FinFET technology due to its superior
electrostatic control [8]. With respect to relative SPDP reduc-
tion figures, the ambipolar sleep-transistor-less power gating
presents the highest percentage (66.2%) evidencing the net
advantage of the proposed method.
2) Delay: The major drawback of traditional power gat-
ing is the increased delay due to the series sleep transistor.
Fig. 6 shows the average delay results for both power-gated
and non-power-gated DCVSL logic gates. In ambipolar SiNW
technology, traditional power gating slows down the DCVSL
gate about 2.5× compared with the standard (non-power-gated)
version. Instead, the proposed power-gating technique implies
Fig. 6. Average delay for the simulated DCVSL gates.
a delay overhead of just 9.5%, resulting in minor global perfor-
mance penalties. Moreover, the wake-up time in the proposed
power gating is reduced by 6.2× with respect to the traditional
method.
In unipolar FinFET technology, traditional power gating still
implies a marked speed reduction of 1.7× in an HP process and
1.4× in an LSTP process.
Considering absolute delay values, FinFET HP provides
the fastest power-gated implementation. However, the delay
increase in the proposed ambipolar power-gated design, with
respect to the fastest FinFET HP, is only 2.1×, whereas in
traditional ambipolar power gating, it is 4.7×, and in FinFET
LSTP, it is 7.6×.
Again, the promising characteristics shown by DCVSL gates
designed by the proposed technique are enabled by the en-
hanced flexibility of controllable-polarity devices.
V. ARITHMETIC CIRCUIT DESIGN AND SIMULATION
In order to demonstrate the interest of the proposed method
for practical applications, we have designed and simulated:
1) an 8-input parity check circuit; and 2) a 3-bit full adder
DCVSL circuit, which are widely used in digital designs.
A. Eight-Bit Parity Circuit
An 8-bit parity circuit implements function f = a0 ⊕ a1 ⊕
. . .⊕ a7. We design such circuit using a three-level binary tree
of XOR/XNOR-2 DCVSL gates.
Simulation results for the 8-bit parity circuit are shown in
Table II. The simulation setup is the same as in Section IV.
Among the power-gated implementations, our proposed ap-
proach for ambipolar technology achieves the best delay, PDP,
SPDP, and area. FinFET technology produces globally worse
results for the 8-bit parity power-gated circuit. Indeed, for XOR-
rich circuits, ambipolar technology offers a very compact logic
implementation that further evidences the advantage of the
sleep-transistor-less power-gating method proposed. As com-
pared with its non-power-gated version, our ambipolar design
has only 13% more delay but 6.6× less static power.
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TABLE II
HSPICE SIMULATIONS FOR COMPOSED CIRCUITS IN DCVSL STYLE
B. Full Adder Circuit
A full adder circuit implements functions Sum = a⊕ b⊕
c and Cout = Majority(a, b, c). The sum function can be
directly implemented by two cascaded XOR/XNOR-2 DCVSL
gates respectively for x = a⊕ b and Sum = x⊕ c. Exploiting
the intermediate function x, Cout can be implemented using
a MUX 2:1 DCVSL gate as Cout = MUX(Sel = x, I0 =
b, I1 = c). Such implementation requires two XOR/XNOR-2
gates and one MUX 2:1 DCVSL gate.
Simulation results for the full adder circuit are shown in
Table II. The ambipolar full adder power gated by the proposed
method presents the best PDP, SPDP, and area compared with
traditional power-gating techniques in ambipolar and FinFET
technologies. The best delay, with power gating, is achieved by
FinFET HP with 156.20 ps being only 8.7% smaller than our
proposal. For our ambipolar power-gating proposal, the delay
overhead with respect to non-power-gated version is only 6.8%
and the static power is 8.3× smaller.
VI. DISCUSSION
A major drawback of power gating is the timing penalty due
to the series sleeping transistor. Indeed, when high speed is a
fundamental requirement in designs, power gating is generally
not applied. In FinFET 22-nm technology, traditional power
gating reduces DCVSL cells’ speed by 1.4× in the LSTP
process and by 1.7× in the HP process. On the other hand,
the leakage power suppression derived from power gating
accounts for about 4× in FinFET HP and for about 5× in
FinFET LSTP. Consequently, power gating enables a leakage
suppression larger than its delay penalty. However, such per-
formance loss is still quite marked, therefore limiting a broad
application of traditional power-gating technique in current
technologies. Exploiting instead the emerging DG controllable-
polarity (ambipolar) devices, our proposed power-gating tech-
nique is capable to overcome previous performance limitations.
Achieving a leakage power reduction of about 6×, our ambipo-
lar power-gating proposal produces DCVSL cells only 9.5%
slower compared with their non-power-gated versions. This
promising feature opens up the opportunity to extend power
gating to a wider class of designs, achieving superior low-
leakage/HP circuits.
VII. CONCLUSION
In this brief, we have presented a novel power-gating tech-
nique for DCVSL cells based on DG controllable-polarity (am-
bipolar) FETs. The proposed technique enables power gating of
DCVSL cells, based on ambipolar devices, at almost no timing
penalty. In 22-nm SiNW ambipolar transistor technology, sim-
ulation results show that DCVSL circuits power gated by the
proposed technique have on average 6× smaller standby power
with only 1.1× timing penalty with respect to their non-power-
gated versions. Compared with FinFET 22-nm technology, the
simulated power-gated ambipolar DCVSL circuits are up to 10%
faster than an HP process and, at the same time, have up to 1.9×
smaller standby power consumption than an LSTP process.
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